



**FIG. 1**



**FIG. 2**






FIG. 3




FIG. 4




FIG. 5




FIG. 6

Processor State Register  
Processor Control Register  
Processor Address Register  
Processor Data Register  
Processor Status Register  
Processor Control Register  
Processor Address Register  
Processor Data Register  
Processor Status Register




FIG. 7

FIG 8A

D	C	B	A
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

← Buffer 0  
← Buffer 1  
← Buffer 2  
← Buffer 3

FIG 8B

0	0	0	1
0	0	0	0
0	0	0	0
0	0	0	0

← Buffer 0  
← Buffer 1  
← Buffer 2  
← Buffer 3

FIG 8C

0	1	0	0
0	0	1	0
0	0	0	1
0	0	0	0

← Buffer 0  
← Buffer 1  
← Buffer 2  
← Buffer 3

FIG 8D

0	0	0	0
0	0	1	0
0	0	0	1
0	0	0	0

← Buffer 0  
← Buffer 1  
← Buffer 2  
← Buffer 3

FIG 8E

0	0	1	0
1	0	0	0
0	1	0	0
0	0	0	1

← Buffer 0  
← Buffer 1  
← Buffer 2  
← Buffer 3

FIG 8F

0	0	1	0
1	0	0	0
0	0	0	0
0	0	0	1

← Buffer 0  
← Buffer 1  
← Buffer 2  
← Buffer 3